If you know a EE undergrad that has time to earn a few bucks helping me learn VHDL/Verilog and help me with a research project have them drop me an email. John